Services DFT Consulting Expert in All Major EDA DFT VendorsSenior DFT EngineersWorld-Wide SupportDFT ArchitectureDFT RTL DevelopmentScan CompressionStuck-AT, Transition, Path Delay, IDDQ, Cell-AwareFault Diagnostics and Analysis/IdentificationRoot Cause failure identificationDFT Gate & RTL Level Simulation/VerificationEmbedded IP Testing – ARM, DDR, Memory, Serdes, more…Expert in IEEE Standards (1149.1, 1149.6, 1687, 1500, 1838)IJTAG – Automated and Custom consulting servicesPost Silicon SupportDFT Related Timing Constraints Initial Phases DFT Evaluation & AssessmentDFT Methodology DevelopmentDFT AutomatioDesign Vs Test TimeATPG Library Generation including Cell-Aware Implementation Scan InsertionAdd / Optimize Test Control LogicATPG Vector GenerationMemory BISTLogic BISTJTAG GenerationFault Simulation & GradingManufacturing Test Program DebugFailure Analysis Assistance Education DFT Classes & Educational Services
Add a Comment